Advancement of Reliability, Processing and Automation for Integrated Circuits with the National Bureau of Standards (ARPA/IC/NBS)

W. M. Bullis

Electron Devices Division
Center for Electronics and Electrical Engineering
National Engineering Laboratory
U.S. Department of Commerce
National Bureau of Standards
Washington, DC 20234

Final Report
March 1981
ADVANCEMENT OF RELIABILITY, PROCESSING AND AUTOMATION FOR INTEGRATED CIRCUITS WITH THE NATIONAL BUREAU OF STANDARDS (ARPA/IC/NBS)

W. M. Bullis

Electron Devices Division
Center for Electronics and Electrical Engineering
National Engineering Laboratory
U.S. Department of Commerce
National Bureau of Standards
Washington, DC 20234

Final Report
March 1981

Prepared for
Defense Advanced Research Projects Agency
Arlington, VA 22209
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preface</td>
<td>iv</td>
</tr>
<tr>
<td>Executive Summary</td>
<td>1</td>
</tr>
<tr>
<td>1. Program Objective and Technical Need</td>
<td>3</td>
</tr>
<tr>
<td>2. Program Description and Evolution</td>
<td>6</td>
</tr>
<tr>
<td>3. Scientific and Technical Results and Accomplishments</td>
<td>9</td>
</tr>
<tr>
<td>4. Applications and Considerations for the Future</td>
<td>14</td>
</tr>
<tr>
<td>5. Program Impact and Assessment of Technology Developed</td>
<td>16</td>
</tr>
<tr>
<td>6. Bibliography of Reports</td>
<td>20</td>
</tr>
<tr>
<td>7. References</td>
<td>40</td>
</tr>
<tr>
<td>Appendix - Research Contracts Summary</td>
<td>42</td>
</tr>
<tr>
<td>Distribution List</td>
<td>43</td>
</tr>
</tbody>
</table>
Preface

In 1972, Dr. Martin Stickley, then Director of the ARPA Materials Science Office, with the advice and cooperation of Dr. George Heilmeier, then Assistant Director of Defense Research and Engineering (Electronics and Physical Science), requested Mr. Judson French, then Chief of the NBS Electronic Technology Division, to develop the plans for a research program directed toward attacking the problem of integrated circuit reliability through improvements in process controls and other means of building in quality.

The measurement-oriented program that resulted is described in this report. The initiation of the program received the enthusiastic support of Dr. Stephen Lukasic, then Director of ARPA. As time progressed and personnel changed, the program benefited from the advice and counsel of many individuals: Dr. Richard Reynolds, of the ARPA Materials Science Office (who, as the ARPA Project Officer, was directly responsible for the program during most of its existence); Dr. Arden Bement, later Director of the ARPA Materials Science Office; Dr. Heilmeier and Dr. Robert Fossum during their tenures as Director of ARPA; and Mr. Leonard Weisberg, later Assistant Director of Defense Research and Engineering (Electronics and Physical Science). Their encouragement and support is gratefully acknowledged.

The program also benefited from the cooperation of many in the industry who participated as contractors, collaborators, or sources of information. Their contributions, and those of the individual NBS researchers who conducted the in-house work, were essential to the program's success.

Ultimately, the measure of success of a program such as this is the effective utilization of the results of the research. Examples of such utilization are provided in the report; it is hoped that these and other unrecorded applications have fulfilled the expectations of the forward-looking managers who defined the need and initiated the program.

The problems addressed in this program present, in reality, a moving target. New advances in metrology are required to satisfy the demands of current and projected integrated circuit technologies. NBS is seeking to meet these needs through a major initiative on Basic Measurements for Very Large Scale Integration together with projects conducted in support of the Very High Speed Integrated Circuit and other advanced Defense Department programs.
Advancement of Reliability, Processing, and Automation for Integrated Circuits with the National Bureau of Standards (ARPA/IC/NBS)

W. M. Bullis
Electron Devices Division
National Bureau of Standards
Washington, DC 20234

EXECUTIVE SUMMARY

In the early 1970s, the Defense Department's long-standing problem in obtaining specialized integrated circuits which would meet its reliability requirements at reasonable cost became more serious. It seemed clear that procurement of reliable integrated circuits by the traditional techniques would become increasingly more costly and difficult.

Procurement of semiconductor components for military use had traditionally been based on performance specifications supported by tests to screen out defective parts. By the early 1970s, this concept had been extended to procurement of integrated circuits, but there was considerable concern that the projected increases in the level of complexity of integrated circuits would eventually make full fault isolation by this technique prohibitively expensive both in time and money. The use of captive production lines to assure the manufacture of specialized devices and integrated circuits with controlled performance characteristics and adequate reliability though effective in special cases could not be extended broadly because of considerations of cost and flexibility.

The program described in this report was undertaken in 1973 to develop the measurement technology necessary to enable device manufacturers to exert more effective control over the materials and processes they use to make integrated circuits. It was devised to exploit and extend the ongoing NBS research activity on semiconductor measurement technology in which particularly effective interactions with the industry had already developed. Rather than following the more traditional and costly approach of tested-in-reliability, this program provided a new thrust directed toward solving the DoD problem with integrated circuit reliability by providing the means to build in reliability in the production process, thus reducing the reliance on screening tests or captive lines. It had as its objective the development of methods of measurement and associated technology for use in controlling, and ultimately automating, various key processing and assembly procedures required for producing semiconductor devices, especially digital monolithic integrated circuits. The program consisted of a laboratory-based research effort; in-house studies at NBS and efforts contracted out-of-house to industry, universities, and other government laboratories were conducted. The program was initiated in January 1973 with a preliminary six-month planning phase; it was funded under ARPA Order 2397 during each of the next six fiscal years to a total level of about $10.9 million. The program ended formally at the end of October 1979, although a few contract research activities continued further into fiscal year 1980.
Work was carried out in 12 technical areas: resistivity and dopant characterization; crystal defects and contaminants; oxides and other insulator films; physical analysis techniques; film and layer thickness; materials for infrared detector arrays; materials and procedures for wafer processing; photolithography; microelectronic test patterns; wafer inspection and test; die and interconnection bonding; and hermeticity.

Advances in measurement technology were made in each of the 60 measurement problem areas addressed during the course of the program. These advances were communicated to the industry through seminars and workshops, individual plant and agency visits, videotapes on selected measurement techniques, and publications both in trade and archival journals and in a series of NBS reports on Semiconductor Measurement Technology specially established for this program. To date, over 220 reports of work conducted as part of this program have appeared in the technical literature; in addition, 20 progress reports were issued to provide information on the status of the research. These publications include reports from 24 contracted research projects on a wide variety of topics, which were carried out, usually over several years, by 10 industrial or consulting firms, three universities, and four government laboratories.

Timely implementation of the improved measurement technology developed in the program has already resulted in significant improvements in device performance and reliability as well as substantial cost savings in DoD programs. Thus, the technical feasibility of the approach chosen, providing the means to build reliability into the production process through the development of new or improved measurement techniques for use by the integrated circuit (IC) industry, has been demonstrated. Although most of the work was directed toward silicon IC technologies, results have also been applied in connection with characterization of infrared detector materials and in gallium arsenide integrated circuit technology.

Major impacts of the work resulted from applications of these techniques by the industry in both DoD and non-DoD programs. In addition, the results have been beneficially applied by systems houses. Evidence of application occurs through inclusion in widely used standards, through requests for specific items, or as a result of specific feedback which is principally anecdotal in nature. Work is continuing in connection with the tri-service programs on Very High Speed Integrated Circuits (VHSIC); many industrial contractors in this program are applying the results obtained to date and several are cooperating in extending the work. In addition, the concepts developed in regard to microelectronic test structures are being applied in connection with the fabrication of multipurpose chips as part of a major ARPA-supported long-range research effort on very large scale integration. Further, NBS is undertaking a major initiative on Basic Measurements for Very Large Scale Integration (VLSI) beginning in fiscal year 1981.

In summary, many improved measurement technologies of considerable diversity were developed and documented during this program. The results have been widely and beneficially applied in other DoD projects and by the U.S. semiconductor industry. At the present time the work is being extended under other programs to accommodate the denser circuits, larger chips, and new processing techniques associated with VLSI.
1. PROGRAM OBJECTIVE AND TECHNICAL NEED

1.1 Defense problem — In the early 1970s, the Defense Department’s long-standing problem in obtaining reliable integrated circuits was aggravated by the rapidly growing commercial market for these devices. Because the Department's requirements share of the market was declining, it found difficulty in procuring at reasonable cost needed specialized integrated circuits which met its reliability requirements. It seemed clear that the combination of high performance requirements and small market volume would continue into the future and that procurement of reliable integrated circuits by the traditional techniques would become increasingly more costly and difficult.

This problem was reflected in overall system effectiveness. Rear Admiral R. J. Schneider pointed out in the keynote speech at the Navy Solid State Device Reliability Workshop, held in July 1972, that on the average, of the 100 aircraft on a billion-dollar attack carrier, only 65 were available at any given time. He described this situation as "one glaring example of how poor reliability affects operational effectiveness." The poor performance records of some very costly aircraft and missile systems had been amply documented. Military avionics was achieving only 10 percent of targeted reliability, and high failure rates had long been commonplace.

A related problem area was the high cost of maintaining systems in the field. Failure is expensive; the annual cost to the DoD for maintenance of electronic equipment was estimated at $5 billion. For one type of DoD electronic equipment, 72.8 percent of the field failures were attributable to integrated circuits. Even the simplest component failure in the field has been found to cost the military a minimum of $300.

1.2 State of the art at inception of program — Procurement of semiconductor components for military use had traditionally been based on performance specifications supported by tests to screen out defective parts. This approach, though expensive and frequently avoided through the use of waivers, had demonstrated effectiveness when properly applied in the procurement of passive components, diodes, and transistors. By the early 1970s, the initial resistance to its extension to procurement of integrated circuits had been largely overcome. Nevertheless, there was considerable concern that the projected increases in the level of complexity of integrated circuits would eventually make full fault isolation by this technique prohibitively expensive both in time and money.

During this time, several strategic system projects were utilizing captive production lines to assure the manufacture of specialized devices and integrated circuits with controlled performance characteristics and adequate reliability. This alternative approach, though effective in special cases, could not be extended broadly because of considerations of cost and flexibility.

Other solutions to the problem were being sought. At the request of the Office of Defense Research and Engineering, an ad hoc committee of the National Materials Advisory Board investigated yield and materials problems in the manufacture of electronic components. While the reports of this
committee⁴ and its subsidiary yield panel⁵ indicated the need to improve existing procurement, screening, and acceptance procedures, they also emphasized the immense benefits which could be obtained through improved processes and in-process measurements, leading to upgraded yields, quality, and reliability throughout the electronics industry. In particular, they concluded that: "the impact of an organized program to make in-process measurements (for the manufacture of silicon semiconductor devices) could be truly immense. All aspects of the electronics industry would be upgraded by higher yields, quality, and reliability. The increased understanding of device processing would allow pursuit of goals that are presently unattainable because of geometrical or reliability limitations (microwave, displays, memories, etc.)."⁴ The workshop on Solid State Device Reliability reached generally similar conclusions.¹

Research and development programs underway in several government agencies were closely related to this problem. The National Bureau of Standards had for some time been concerned with measurement technology for semiconductor devices.⁶ Even before it was formalized in 1968, the NBS Semiconductor Technology Program had been directed toward the enhancement of the performance, interchangeability, and reliability of semiconductor devices and the promotion of economy in their procurement through improvements in methods of measurement for the specification of materials and devices and for the control of device fabrication and assembly processes. This program had developed particularly effective interactions with the industry, both in defining and in disseminating the results of research projects and also had worked closely with the staff of a strategic systems project office to implement critically needed techniques for controlling the wire bonding process.

During FY-1973, the Naval Electronics Systems Command and the Naval Electronics Laboratory Center entered into contracts with three integrated circuit (IC) manufacturers to define research efforts directed toward improvement of IC reliability and manufacturing science (ICRMS). These efforts were expected to encompass the use of new manufacturing technologies as well as diagnostic and prediction techniques for control of IC processes.

A NASA effort on line certification which had been underway at the Marshall Space Flight Center for a number of years applied most of the existing tools for control of processes. The experience gained in connection with line certification provided a valuable base on which to build further work on test methodology. By 1973, NASA had consolidated much of its process-directed research and development activity into an overall project at the Jet Propulsion Laboratory intended eventually to lead to automated production of devices with predictable service life.

Finally, during the early 1970s, the Defense Advanced Research Projects Agency (ARPA) sponsored several fairly basic research efforts related to properties of thin insulating films including those characteristic of films used in metal-insulator-semiconductor (MIS) devices and a study of process-induced damage in silicon wafers. These projects, the last most directly, related to the question of device quality and understanding of device characteristics.
1.3 Specific technological problem addressed — The program described in this report was undertaken in 1973 to develop the measurement technology necessary to enable device manufacturers to exert more effective control over the materials and processes they use to make integrated circuits. It was devised to exploit and extend ongoing NBS research activity on semiconductor measurement technology. Rather than following the more traditional and costly approach of tested-in reliability, this program provided a new thrust directed toward the goal of built-in reliability through design, control of fabrication, and automation.

1.4 Anticipated payoff — This program was expected to assist in solving the DoD problem with integrated circuit reliability by providing the means to build in reliability in the production process, thus reducing the reliance on screening tests or captive lines. The program was to provide these means by developing new and improved process measurement techniques for use by the integrated circuit industry to achieve greatly improved control over material and device fabrication processes. These new controls would enable the manufacture of devices with narrower parameter distributions, and improved yields, reliability, and performance at lower cost. In the course of developing new process measurement and control techniques, the level of understanding of the intricacies of semiconductor processing would be greatly enhanced, leading to a considerable replacement of art by science in this field. Thus, this approach was seen as new, important, and viable.

The program was originally projected to cover a five-year period beginning in July 1973; the total cost was originally estimated to be in the range of $15 to $18 million. As actually carried out, the program was initiated in January 1973 with a preliminary six-month planning phase; it was funded under ARPA order 2397 during each of the next six fiscal years to a total level of about $10.9 million. The program ended formally at the end of October 1979, although a few contract research activities continued further into fiscal year 1980.
2. PROGRAM DESCRIPTION AND EVOLUTION

2.1 Program structure and plan — This program had as its objective the development of methods of measurement and associated technology for use in controlling, and ultimately automating, various key processing and assembly procedures required for producing semiconductor devices, especially digital monolithic integrated circuits. The program consisted of a laboratory-based research effort leading to practical output of methods and documentation for on-line use by the semiconductor integrated circuit manufacturer, his suppliers, and his customers. Both in-house studies at NBS and efforts contracted out-of-house to industry, universities, and other government laboratories were utilized.

Initially, an extensive field survey of the measurement needs of the semiconductor industry was conducted to assist in the selection of specific technical topics to be emphasized in the program. It is interesting to note that the items identified in this field survey were in general very similar to those identified to be controlled by the contractors in the Navy's ICRMS program, mentioned previously. Additional input was obtained in the first of a series of workshops designed to facilitate two-way communications between the Program and the industry.

Other communication mechanisms included individual plant and agency visits, preparation of videotapes on selected measurement techniques, publications in trade and archival journals, and, in particular, establishment of a subseries on Semiconductor Measurement Technology as part of the NBS Special Publication series. Of the 63 reports published to date in this subseries, 11 were progress reports, 32 were reports of ARPA-sponsored research, and four were reports of ARPA/NBS workshops; the remaining 16 were reports of work or workshops sponsored by NBS or other agencies. Two of the three videotapes prepared covered ARPA-sponsored work.

During the course of the program, 24 contracted research projects* on a wide variety of topics were carried out, usually over several years, by 10 industrial or consulting firms, three universities, and four government laboratories. In addition, several NBS divisions (other than the Electron Devices Division, previously the Electronic Technology Division, where the bulk of the in-house effort was carried out) participated in selected portions of the program.

2.2 Major technical problems and approaches — Specific technical topics selected for attention covered key processing and assembly steps, from control of incoming materials to evaluation of electrical characteristics and packaging. The comprehensive nature of this program, from starting materials through processing procedures to devices and from review of the state-of-the-art through the necessary research and development to practical application, permitted problems to be approached in a manner significantly different from that usually employed and led to rapid development and application of improved measurement methodology.

* A summary of research contracts issued during the program is provided in Appendix A.
Initially, work was undertaken in the following technical areas:

- Resistivity and Dopant Characterization
- Crystal Defects and Contaminants
- Oxides and Other Insulator Films
- Microelectronic Test Patterns
- Photoresist
- Film and Layer Thickness
- Photomask Inspection
- Wafer Inspection and Test
- Die and Interconnection Bonding
- Hermeticity and Residual Gas Analysis

In addition, activities were undertaken to improve in-house wafer processing capabilities and to establish improved methods for communicating with the industry (for both planning and dissemination purposes as noted in the previous subsection).

As the program developed, the work on oxides and other insulator films was extended to include study of a broad range of physical analysis methods. In addition, several projects related to materials and procedures for wafer processing were carried out, a relatively small laboratory effort was undertaken related to characterization of infrared detector materials, and consultation was provided to ARPA contractors regarding application of test structures and measurement techniques to the characterization of gallium arsenide. Major efforts were concentrated on development of optical methods for measuring linewidths (in the 0.5- to 10-μm range) in patterns on photomasks and wafers (an outgrowth of the initial work on photomask inspection) and on development, evaluation, and implementation of microelectronic test structures, the last frequently in concert with DoD agencies other than ARPA.

The general approach to the development of improvements in measurement methods began with identification of problem areas. This occurred as a result of contacts with military or other government agencies, participation in standards committees, or visits to or other contacts with industry. Once a problem area had been selected, the status of the field was determined through direct consultation, standards-committee activity, and literature search. The results of this determination were used in the planning of detailed steps toward solving the problem. Many times they also served another important function by forming the basis of a critical review, bibliography, or other survey report which had considerable value in communicating to the community-at-large the present status of a measurement area.

The steps toward solution of the problem involved a combination of laboratory investigation, standards-committee activities (including cooperative round-robin experiments), review and inclusion of work carried on elsewhere, and direct interaction with industry through visits, sponsors, or standards committees. As the work progressed, the information and techniques which resulted were disseminated as widely as possible. Use of interim results frequently improved manufacturing or measuring procedures; an important part of the work involved assistance to the industry, through training programs and other means, in incorporating and benefiting from these results at the earliest possible time. Ultimately, the results of the work were incorporated
into standard test methods or procedures. One very important aspect of the program was reduction of duplication of effort through the widest possible dissemination of the results achieved in-house and reported by others.
3. SCIENTIFIC AND TECHNICAL RESULTS AND ACCOMPLISHMENTS

Advances in measurement technology were made in each of the 60 measurement problem areas addressed during the course of the program. These were summarized in comprehensive progress reports (21a, 22/23a, 24a, 25a, 26a, 27/28a, 29/30a, 31/32a, 33a, 34/35a, 36/37a)* which cover the period between 1 July 1973 and 30 September 1977 and in progress briefs (38a, 39a, 40a, 41a, 42a, 43a, 44a, 45a, 46a) which cover the period between 1 October 1977 and 31 December 1979. In most cases, the results are more completely described in over 220 separate technical reports and articles, which are listed in section 6.

A brief listing of the various advances achieved follows with references to the more detailed reports and, in selected instances, other comments. Work is continuing in many of the technical areas addressed during this program. Information concerning on-going research activity is provided in the reports, Semiconductor Technology Program, Progress Briefs, which are issued about four times a year in the NBSTR series. A complete listing of publications which are available for unlimited distribution is provided in NBS List of Publications 72, Semiconductor Measurement Technology, which is revised annually in order to provide a complete record of NBS publication on Semiconductor Measurement Technology for the period up to the revision date.

A. Program Planning and Dissemination

(1) Initial workshop on IC measurement problems: 2n
(2) Initial review of trends in automated processing and assembly
   (contract 4-35807 to A. D. Little, Inc.): C15o
(3) General report on program content: 21o

B. Resistivity; Dopant Characterization

(1) Interlaboratory test for stability of and long-term precision
    attainable with standard reference wafers for four-probe resistivity
    measurements:  †
(2) Surface preparation procedures for spreading resistance measure-
    ments: 15b, 20b (Additional results, obtained under Department of
    Energy sponsorship, may be found in references 7-9.)
(3) Algorithms for analysis of spreading resistance measurements
    (partially carried out under contract 5-35881 to Solecon Labs):
    31b, 42b, 44b, §

* Codes identify reports and other publications listed in section 6, Bibliog-
  raphy of Reports. The codes are identical with those used in NBS List of
  Publications 72. Codes beginning with "C" refer to publications prepared
  by contractors. Codes beginning with "N" refer to publications prepared by
  staff of other NBS divisions. Codes beginning with "R" refer to documents
  with restricted distribution; such documents are not listed in LP 72.
† Reported only in progress reports
§ Additional publications reporting work conducted at NBS in press or
   anticipated
(4) High-speed spreading resistance probe (contract 5-35914 to RCA Labs): C30b

(5) Impurity redistribution during thermal oxidation of silicon: 16b, 29b

(6) Algorithms for interpreting capacitance-voltage measurements of dopant profiles: 17b, 22b

(7) Computation of carrier mobilities in silicon (partially conducted under contract 7-35741 to University of Florida): 18b, 21b, C27b, C33b, *

(8) Re-evaluation of resistivity-dopant density relationships in silicon: 25b, 39b, 43b, § (This project also involved development of the planar square array four-probe test structure for resistivity measurements: 19b, 5g; development of the nuclear track technique for measurement of boron in silicon: 20d; and comparison of several techniques for measurement of phosphorus in silicon: 36b.)

C. Crystal Defects and Contaminants

(1) Deep-level measurements: 14c, 17c, 18c, 27c, 28c, 30c, 31c, 36c, 38c, 39c, 40c, 41c (Additional results, obtained under Department of Energy and NBS sponsorship, may be found in references 10-13.)

(2) Defect density profiling technique (order 809074 to Xerox Palo Alto Research Center): C35c, ¶

D. Oxides and Other Insulator Films

(1) Extended-range MIS capacitance-voltage and conductance-voltage technique (contract 5-35912 to RCA Laboratories): C19c, C20c, C21c, C22c, C23c, C24c, C25c, C26c, C33c (An application of the technique, partially supported by another DoD agency: C21l.)

(2) Bias-temperature stress test for oxide stability: †

E. Physical Analysis Techniques

(1) Surface analysis techniques: 3d, 7d

(2) Surface analysis workshop: 6n

(3) Electron spectroscopy techniques on sputter Auger profiling of the silicon-silicon dioxide interface (contract 5-35944 to Stanford University): C2d, C4d, C5d, C6d, C9d, C10d, C11d, C13d, C15d, C16d, C17d, C21d, C22d, V23d, C24d, C27d, C29d, C32d, C33d, C35d, C13e, C14e, C22e, ¶

(4) Optical reflectance methods for characterizing surface quality of sapphire substrates and surface damage of silicon (contract 5-35915 to RCA Laboratories): C1d, C19d, C30d, C38d

(5) X-ray photoelectron spectroscopy of clean silicon surfaces: N18b
d

(6) X-ray photoelectron spectroscopy of the silicon-silicon dioxide interface (order 611377 to Jet Propulsion Laboratory): C18d, C26d, C36d, C37d, C42d, C32l, C33l, ¶

¶ Additional publications reporting work conducted by contractor in press or anticipated

§ Additional publications reporting work conducted at NBS in press or anticipated

† Reported only in progress reports
(7) Calibration standards for ion microprobe mass analysis (contract 5-35917 to Texas Instruments Central Research Laboratory): C14d, C31d

F. Film and Layer Thickness

(1) MOS capacitance methods for epitaxial layer thickness: †

G. Materials for Infrared Detector Arrays

(1) X-levels in indium-doped silicon: 24b, 38b, R32c
(2) Characterization of extrinsic silicon: 23b, 40b, 41b, R37c, §

H. Materials and Procedures for Wafer Processing

(1) Measurement techniques for purity of process chemicals (contract 5-35717 to Penn State University): C4e, C16e
(2) Dose measurements for ion implantation (contract 5-35891 to Hughes Research Labs): C7e, C12e
(3) Alignment effects on implantation profiles (contract 5-35891 to Hughes Research Labs): C2e, C6e, 15e, 20e, 23e, 25e, ¶
(4) Implantation profiles (contract 5-35891 to Hughes Research Labs and orders 708041 and 801846 to Naval Research Lab): C21e, C27e, C28e, C30e, §, ¶
(5) Nondestructive test for integrity of passivation overcoats (contract 5-35913 to RCA Laboratories): C12j, C15j, C22j
(6) Improvements to NBS wafer fabrication facility: 17e
(7) Process-induced radiation effects: 171, 241, 251, 261, 281, 291, 301

I. Photolithography

(1) Photoresist sensitometry: 3e, 8e, 24e, 29e
(2) Comparisons of automated photomask inspection techniques (orders 408726, 503183, and 602156 to Lawrence Livermore Laboratory): 1f, 15f, 17f
(3) Optical linewidth measurements in the 0.5- to 10-μm range (significant funding also provided by NBS): N2f, N3f, N5f, N6f, 7f, N9f, N10f, N11f, N12f, N13f, N14f, 16f, 19f, 21f, 22f, 23f, 24f, 25f, 27f, § (Initial results on semitransparent photomasks, carried out with NBS sponsorship may be found in reference 14.)
(4) Linewidth measurement by diffraction pattern analysis (contract 5-35890 and order 702980 to Recognition Systems Incorporated): C4f, C26f

† Reported only in progress reports
¶ Additional publications reporting work conducted by contractor in press or anticipated
§ Additional publications reporting work conducted at NBS in press or anticipated
J. Microelectronic Test Patterns

(1) General applications: 1g, 6g, 7g, 8g, 10g, 17g, 20g, 23g, 28g, 32g, 33g
(2) Test pattern workshop: 5n
(3) Test patterns designed for use in re-evaluating resistivity-dopant density relationships in silicon (NBS-3 and NBS-4): 3g, 4g, 16g
(4) Test patterns for CMOS/SOS LSI process (contract 5-35916 to RCA Laboratories): C12g, C29g
(5) Test patterns for probe card evaluation: 19g
(6) The circular charge-coupled device as a microelectronic test structure (order 502498 to Naval Electronics Laboratory Center): C2g
(7) Modal array concept: 24g, 27g
(8) Sheet resistor test structures: 9g, 14g, 15g
(9) Application of the cross-bridge sheet resistor test structure for evaluating linewidth variations associated with mask fabrication and wafer processing: † (Additional results, carried out with AFAL sponsorship, may be found in reference 15.)
(10) Production-compatible potentiometric electrical alignment test structure: 11g, 25g
(11) Design and initial testing of integrated gated-diode-electrometer test structure for measurement of leakage current, generation lifetimes, etc. (contract 6-35766 to Westinghouse Defense and Electronic Systems Center): 21g, 14 (Additional results, carried out with CSDL (Navy) sponsorship, may be found in reference 16.)
(12) MOSFET profiler for measuring dopant profiles by means of a conventional wafer prober with dc instrumentation: 13g, 18g, 30g
(13) Random fault test structures: †

K. Wafer Inspection and Test

(1) Automated scanning low energy electron probe (orders 501718, 602542, and 711782 to Naval Research Laboratory): C25d, C28d
(2) Dual wavelength laser-source flying-spot scanner: 4j, 5j, 6j, 10j, 11j, 14j, 21j (Results of later extensions, under Department of Energy sponsorship, to the study of large-area photovoltaic solar cells may be found in reference 17.)
(3) Scanning electron microscopy (contract 4-35897 and order 513840 to Hi Rel Labs: 16j
(4) Use of the SEM in the electron-beam-induced-current (EBIC) mode: 7j, 8j, 9j, 13j
(5) Basic investigations of scanning acoustic microscopy (contract 5-35899 to Stanford University): C18j, C23j, C24j, C29j, C33j, C34j, C36j

† Reported only in progress reports
‡ Additional publications reporting work conducted by contractor in press or anticipated
L. Die and Interconnection Bonding

(1) Thermal response technique for die attach evaluation: †
(2) Ultrasonic wire bonding mechanisms and process monitor tests: 11h, 12h, 16h (A summary of results obtained prior to the inception of this program may be found in reference 18.)
(3) Wire bond pull tests (destructive and nondestructive): 17h, 18h (A summary of results obtained prior to the inception of this program may be found in reference 19.)
(4) Acoustic emission techniques for evaluating bond integrity: 14h, 15h, 20h

M. Hermeticity and Moisture Measurement

(1) Relationship between moisture infusion and device reliability (contract 5-35880 to Martin Marietta - Orlando): C4i, C5i
(2) Hermeticity and moisture measurement workshops: 3n, §
(3) Interlaboratory evaluation of radioisotope leak test: 3i
(4) Dry-gas gross leak tests: † (Additional results, obtained with NBS funding, may be found in reference 20.)

† Reported only in progress reports
§ Additional publications reporting work conducted at NBS in press or anticipated
4. APPLICATIONS AND CONSIDERATIONS FOR THE FUTURE

4.1 Conclusions of technical feasibility — In this Program many improved measurement technologies of considerable diversity were developed and documented. As discussed in greater detail in the following section, timely implementation of some of these technologies has already resulted in significant improvements in device performance and reliability as well as substantial cost savings in DoD programs. Thus, the technical feasibility of the approach chosen, providing the means to build reliability into the production process through the development of new or improved measurement techniques for use by the integrated circuit industry, has been demonstrated.

4.2 Additional R&D requirements and opportunities — Recent trends in integrated circuits have been toward very large scale integration with greater complexity, larger device density, smaller feature size, and larger chip size. These trends, together with shifts toward new process technologies, have resulted in still greater demands on the technology for dimensional measurements, materials characterization, and other types of measurements for control of fabrication and assembly processes. Consequently, despite the progress made during the course of this Program, many measurement problems remain to be solved.

NBS is continuing work on optical linewidth measurements in the 0.5- to 10-μm range and on microelectronic test structures as part of the Defense Department’s program to develop very high speed integrated circuits (VHSIC). Implementation of the results obtained in these and other project areas will assist VHSIC contractors in the efficient fabrication of chip sets for the VHSIC program. Other opportunities to both apply and extend this work will occur in the ARPA Ultra High Speed Integrated Circuit Program. NBS staff are presently engaged in preliminary activity associated with selected parts of this ARPA Program.

In addition, the Commerce Department has undertaken an initiative on Basic Measurements for Very Large Scale Integration (VLSI) in the NBS Electron Devices Division beginning in fiscal year 1981. This initiative is intended to provide the same types of technical outputs as the ongoing Semiconductor Technology Program, extended to accommodate the denser circuits, larger chips, and new processing techniques associated with VLSI. Although rather detailed preliminary plans have been developed, it is essential to emphasize that considerable flexibility is required in order to enable the program to respond to industry requirements as they develop. It is also important to realize that, as has been done in the NBS Semiconductor Technology Program heretofore, many of these activities involve much more than simply finding a way to make a measurement. Fundamental work to develop a clear understanding of the basis for the measurement and its range of utility is often required as well. The augmented program will address the following key issues in six critical areas.

- Silicon characterization: methods for profiling the distribution of dopant impurities, especially in shallow, low-dose ion implantations; methods for characterizing nondopant or deep-level impurities and resolution of differences between results obtained by various methods; identification of
appropriate parameters to be specified for substrate wafers; and techniques for characterizing wafer surface distortion.

**Interface characterization:** methods for measuring neutral trap densities and distributions near silicon-silicon dioxide interfaces; techniques for characterizing the structural and electrical properties of this and other device interfaces; techniques for evaluating multilayer metal interconnect systems; and methods for measuring contact resistance at the interconnect-semiconductor interface.

**Process control metrology:** methods for measuring linewidth and edge quality in small features with large aspect ratio (height to width); measures for sensitometry and other attributes of resists; and metrology associated with control of processes such as plasma etching, ion implantation, laser annealing, and ion milling.

**Microelectronic test structures:** scaling to VLSI dimensions of test structures for measuring material characteristics, pattern definition and registration, and random fault densities and distributions; test structures with integral signal processing circuitry; correlations between test structure characteristics and device or circuit properties; and dynamic and reliability test structures.

**Package evaluation:** methods for measuring device temperature and package heat transfer characteristics; methods for evaluating mechanical integrity; and tests for hermeticity and internal moisture levels.

**Testing:** models for fault mechanisms; this portion of the effort is expected to link with other NBS programs being developed to address broader aspects of testing complex integrated circuit chips and systems.
5. PROGRAM IMPACT AND ASSESSMENT OF TECHNOLOGY DEVELOPED

The results of this effort were a wide variety of well-documented processing practices, controls, and measurements for use on production lines throughout the silicon device industry. Major impacts of the work resulted from applications of these techniques by the industry in both DoD and non-DoD programs. In addition, the results have been beneficially applied by systems houses. Evidence of application occurs through inclusion in widely used standards, through requests for specific items, or as a result of specific feedback which is principally anecdotal in nature; the following examples are representative of those collected during the course of the program. It should be realized that some of the most recently achieved results have not yet been applied to the fullest extent and that reports of additional use of old, as well as new, results are continuing to be received at frequent intervals.

- The silicon resistivity standards have been widely used throughout the industry; through September 1979, 114 sets of SRMs 1520 and 1521 and 20 of 1522 had been sold, fully depleting current stock. In 1980, 110 sets of SRMs 1521 and 1522 and 50 sets of 1523 will be certified based on procedures developed in this program. These reference standards are being used both for calibrating four-probe test sets and the newer contactless resistivity meters now finding greater use in the industry.

- The surface preparation procedures for spreading resistance measurements have been incorporated into standards whose development by ASTM Committee F-1 on Electronics is now nearing completion.23

- The revised resistivity-dopant density relationships are being incorporated in ASTM standards, now under development by ASTM Committee F-1, which will replace data long used by the industry.

- The computer program developed at NBS to evaluate electrical properties of extrinsic silicon and used as a critical element in the study of X-levels in indium-doped silicon, is in active use at Rockwell International; the program has also been requested by Hughes Aircraft Company, Honeywell, Air Force Materials Lab, Army Night Vision Lab, Jet Propulsion Lab, and University of Cincinnati.

- Rockwell International has routinely applied the room temperature spreading resistance profiling method for measuring uniformity of indium density in silicon wafers following NBS demonstration of the value and suitability of this method.

- The Air Force Materials Laboratory used NBS-determined Hall effect data on indium-doped silicon to test the validity of their Hall-analysis computer program; the NBS data are a sample data set of unquestioned reliability for which the correct analysis results are known. The same data were also supplied to IBM for a similar type of analysis.

- Both equipment manufacturers and users recognized the importance of utilizing the principles developed in the work on Dose Measurements for Ion Implantation, performed at Hughes Research Laboratories under contract, to obtain adequate control of the implantation process.
The work on Angular Sensitivity of Controlled Implanted Doping Profiles (jointly carried out at NBS and Hughes) has led to a follow-on project supported by the Naval Ocean Systems Center at NBS to evaluate experimentally the junction depth of selected implants as a function of implant angle.

Results of calculations of radiation levels associated with advanced lithographic and patterning techniques were used by the DoD VHSIC Lithography Committee as background material for developing a program to understand the radiation damage associated with x-ray and e-beam lithography.

Fifty-seven persons representing 50 organizations (microscope, photomask, and integrated circuit manufacturers) participated in the first two training seminars held to describe NBS-developed procedures for measuring 1- to 10-μm wide lines on IC photomasks. At least two attendees followed up their participation by conducting mini-seminars at their own companies to transmit the information to coworkers. Also, at least one microscope manufacturer has modified the instruction manuals for its image-shearing measurement system to correspond with the NBS procedures. Continued interest has led to the conduct of two additional seminars in 1980, accommodating over 70 more persons and the scheduling of a seminar on the West Coast in the spring of 1981.

Many companies, including Burroughs, IBM, MOSTEK, Motorola, Siliconix, Hewlett-Packard (H-P), Vickers Instruments, Rockwell International, Western Electric, and Zeiss are currently using the linewidth measurement procedures developed by NBS.

Ten companies, IBM, H-P, Vickers, ITP, Roger K. Sherman Co., Rockwell, National Semiconductor, Siliconix, Electromask, and Qualitron, participated with NBS in a collaborative experiment to establish the validity of a photomask-like linewidth standard (NBS SRM 474) and associated measurement procedures; many other companies expressed interest in participating in this experiment but could not be accommodated because it was not possible to calibrate enough test specimens before the experiment began.

A linewidth measurement system based on the NBS scanning photometric microscope system is now available commercially.

One or more of the mask sets for the three earliest test patterns developed in the program (NBS-2, NBS-3, and NBS-4) have been released to nearly 95 industrial, government, and academic organizations which have employed them in setting up process lines and for troubleshooting certain processing problems. Organizations which obtained these test patterns include Sandia Laboratories, Texas Instruments, Fairchild, MOSTEK, H-P, Tektronix, RCA, National Semiconductor, Motorola, Honeywell, Night Vision Lab, MIT, TRW, and Hughes.

Tapes for test pattern NBS-15 for electrical measurement of photomask alignment have been sent to some eight companies including Texas
Instruments, Motorola, Westinghouse, MOSTEK, Intel, Hughes, Fairchild, and National Semiconductor.

Test structures developed and evaluated in the program have been widely adapted for in-house process development. Applications include gallium arsenide integrated circuits, silicon LSI circuits, bubble memory devices, SOS LSI circuits, radiation-hardened CMOS total dose test program, thin-film strain gages, and tin-oxide technology.

RCA has utilized the spatial integrity test structure concept, developed under contract at RCA Labs, in connection with its SOS LSI manufacturing operations.

At the request of the Air Force Weapons Laboratory, the design of the integrated gated diode electrometer test structure was supplied to Harris Semiconductor for use in a radiation-hardened CMOS total dose assurance program.

Follow-on programs to develop and apply test structure concepts are being conducted in conjunction with the Air Force Avionics Laboratory (test patterns NBS-16 and NBS-26 for a radiation-hardened silicon-gate CMOS/SOS process), the Charles Stark Draper Laboratory (integrated gated-diode electrometer, MOSFET dc profiler, and other test structures as applied to a Navy radiation-hardened CCD development project), and the ARPA Ultra High Speed Integrated Circuits Program (test structures for CMOS/SOS process).

The dual wavelength laser-source flying spot scanner has been adapted by the Hughes Aircraft Company and, in its modified form, replicated by the Solar Energy Research Institute and several Department of Energy contractors in the solar photovoltaic program.

The scanning electron microscope procedures developed under contract at Hi Rel Laboratories are cited in MIL-STD-1580 and were used in training seminars conducted in conjunction with the Fifth Annual Advanced Techniques in Failure Analysis Symposium held in Los Angeles in October 1979.

The destructive bond pull tests in MIL-STD-883B and MIL-STD-750B and the nondestructive bond pull test in MIL-STD-883B are based on ARPA-supported work at NBS.

Two ASTM standards covering destructive and nondestructive wire bond tests resulted from the ARPA-supported work and are in use by the industry.

Ribbon wire, initially developed in a previous ARPA-supported NBS project, was demonstrated to be superior for certain bonding applications; Cermet Division of Bala Electronics Corp. issued in the summer of 1978 a technical information report on bonding ribbon wire to thick film copper extracted directly from an NBS Progress Report. Also, a major semiconductor manufacturer has qualified a ribbon-wire process for some high-reliability programs.
Equipment makers have incorporated results of NBS wire-bonding work in the design of new products. For example, Kulicke and Soffa (bonding machines), Small Precision Tools (bonding tools), Sterndent Metals (bonding wire), and Unitek (bond pullers) all have adopted appropriate results.

During an NBS-coordinated and analyzed ASTM interlaboratory experiment, a major design fault was found in the automated destructive-nondestructive bond pull tester most widely used for testing high reliability devices. The manufacturer redesigned (following NBS suggestions) and retrofitted all of the thousand or so units in the field so that they could be used for pull testing in accordance with MIL-STD-883B and MIL-STD-750B.

Application of the results of the wire-bonding work in military programs has led to yield increases by factors of 2 to 35 at the bonding step, avoided 3- to 6-month delays in programs, and saved millions of dollars in several high reliability programs. In addition, these results made possible construction of large hybrid circuits (with >500 bonds) which are essential to several programs.

No field failures due to faulty wire bonds have been reported in several DoD programs which employed the NBS-developed bond test procedures.

A major computer company has implemented 100-percent testing of some production thermal compression bonds in connectors using acoustic emission methods developed at NBS.

General Dynamics is referencing NBS-developed information on an acoustic-emission bond-fatigue test in qualifying tape-bonded devices for a missile program.

Ten organizations (including IBM, Motorola, IsoVac, Hughes, TRW, Fairchild, Burroughs, and Lockheed) participated in an NBS-coordinated interlaboratory test to improve radioisotope leak test procedures. This test both demonstrated that such interlaboratory tests were feasible for leak testing methods and resulted in an order of magnitude increase in the precision of the measurement.

Modifications to seal tests in MIL-STD-750B and MIL-STD-883B were made based on NBS work.

These applications serve to illustrate the broad and comprehensive nature of the impact that the program has achieved.
6. BIBLIOGRAPHY OF REPORTS*

a. Progress Reports


* The codes used in this section are identical with those used in NBS List of Publications 72. This document is revised annually in order to provide a complete record of NBS publication on Semiconductor Measurement Technology for the period up to the revision date. Codes beginning with "C" refer to publications prepared by contractors. Codes beginning with "N" refer to publications prepared by staff of other NBS divisions. Codes beginning with "R" refer to documents with restricted distribution; such documents are not listed in LP 72.


b. Resistivity and Hall Effect


c. Defects and Impurities; Carrier Lifetime


23


d. Physical Analysis Techniques

Duffy, M. T., Zanzucchi, P. J., and Cullen, G. W., Method to Determine Quality of Sapphire, NBS-GCR-76-61 (September 1975).


e. Wafer Processing


f. Micrometrology


g. Test Structures


33


Buehler, M. G., Comprehensive Test Patterns with Modular Test Structures: The 2 by N Probe-Pad Array Approach, Solid State Technology 22 (10), 89-94 (October 1979).


Bonding and Packaging


i. Hermeticity; Moisture Measurement


j. Device Inspection and Test


1. Radiation Effects


n. Proceedings of Symposia and Workshops


o. Miscellaneous


7. REFERENCES


<table>
<thead>
<tr>
<th>Contract or Order No.</th>
<th>Organization</th>
<th>Title</th>
<th>Start</th>
<th>End</th>
<th>Approximate Cost (k$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-35807</td>
<td>A. D. Little, Inc.</td>
<td>Automated Integrated Circuit Processing and Assembly</td>
<td>2/7/74</td>
<td>5/31/75</td>
<td>37.9</td>
</tr>
<tr>
<td>502498*</td>
<td>Naval Electronics Laboratory Center</td>
<td>Investigate CCD Test Patterns for Application to Semiconductor Process Control</td>
<td>10/1/73</td>
<td>6/30/75</td>
<td>160.0</td>
</tr>
<tr>
<td>408726*</td>
<td>Lawrence Livermore Laboratory</td>
<td>Automated IC Photomask Inspection</td>
<td>1/1/74</td>
<td>3/1/77</td>
<td>215.0</td>
</tr>
<tr>
<td>503183*</td>
<td>Hi-Rel Laboratories</td>
<td>Electron Microscope Failure Analysis</td>
<td>3/1/74</td>
<td>12/31/76</td>
<td>25.0</td>
</tr>
<tr>
<td>4-35897</td>
<td>Naval Research Laboratories</td>
<td>The Generation and Qualification of an Automated Scanning Low Energy Electron Probe for Semiconductor Wafer and IC Diagnostics</td>
<td>8/2/74</td>
<td>9/30/77</td>
<td>165.0</td>
</tr>
<tr>
<td>501718*</td>
<td>Pennsylvania State University</td>
<td>Development of Measurement Techniques for Monitoring Chemical Purity of Materials Used in Digital IC Processing</td>
<td>7/15/74</td>
<td>11/1/77</td>
<td>259.0</td>
</tr>
<tr>
<td>5-35880</td>
<td>Martin Marietta Aerospace</td>
<td>Hermeticity and Packaging - Moisture Measurements</td>
<td>4/3/75</td>
<td>9/25/78</td>
<td>140.1*</td>
</tr>
<tr>
<td>5-35881</td>
<td>Solecon Laboratories</td>
<td>Spreading Resistance Probe Calibration for Silicon</td>
<td>4/3/75</td>
<td>5/31/78</td>
<td>53.1</td>
</tr>
<tr>
<td>5-35880*</td>
<td>Recognition Systems, Inc.</td>
<td>Quantitative Analysis of NAME-1 Performance</td>
<td>4/3/75</td>
<td>8/15/78</td>
<td>30.2</td>
</tr>
<tr>
<td>5-35891</td>
<td>Hughes Research Laboratories</td>
<td>Measurement Technology for Critical Implantation Parameters</td>
<td>4/14/75</td>
<td>9/30/80</td>
<td>234.8</td>
</tr>
<tr>
<td>5-35898</td>
<td>Hughes Research Laboratories</td>
<td>Scanning Acoustic Microscope Measurement Technology</td>
<td>4/14/75</td>
<td>3/31/79</td>
<td>392.7</td>
</tr>
<tr>
<td>5-35912</td>
<td>RCA Laboratories</td>
<td>Extended Range MIS C(V) Measurement - A Technique for Monitoring Semiconductor Device Processing</td>
<td>4/24/75</td>
<td>11/30/77</td>
<td>151.1</td>
</tr>
<tr>
<td>5-35913</td>
<td>RCA Laboratories</td>
<td>Development of Techniques for Measuring the Integrity of Passivation Overcoats on Integrated Circuits</td>
<td>4/24/75</td>
<td>1/14/77</td>
<td>67.0</td>
</tr>
<tr>
<td>5-35914</td>
<td>RCA Laboratories</td>
<td>Study of High Speed Spreading Resistance (Probe)</td>
<td>4/24/75</td>
<td>9/30/78</td>
<td>139.4</td>
</tr>
<tr>
<td>5-35915</td>
<td>RCA Laboratories</td>
<td>Method to Determine Quality of Sapphire</td>
<td>4/25/75</td>
<td>8/16/79</td>
<td>250.3</td>
</tr>
<tr>
<td>5-35916</td>
<td>RCA Laboratories</td>
<td>Test Pattern Design and Analysis for SOS/LSI</td>
<td>4/24/75</td>
<td>3/31/79</td>
<td>199.7</td>
</tr>
<tr>
<td>5-35917</td>
<td>Texas Instruments Incorporated</td>
<td>Development of Techniques for the Preparation and Analysis of Standard Silicon Semiconductor Specimens for Ion Microprobe Mass Analyzer</td>
<td>4/30/75</td>
<td>12/31/78</td>
<td>169.3</td>
</tr>
<tr>
<td>5-35944</td>
<td>Stanford University</td>
<td>Innovative Measurement Technology for the Semiconductor Device Industry Based on Electron Scattering</td>
<td>6/30/75</td>
<td>4/2/79</td>
<td>632.8†</td>
</tr>
<tr>
<td>6-3377†</td>
<td>Jet Propulsion Laboratory</td>
<td>Techniques for Chemical Diagnostics in Semiconductor Processing</td>
<td>2/15/76</td>
<td>8/31/79</td>
<td>202.0</td>
</tr>
<tr>
<td>6-35766</td>
<td>Westinghouse Electric Corp</td>
<td>Advanced Planar Silicon Test Structures to be Measured with High Speed Testers</td>
<td>9/1/76</td>
<td>10/31/79</td>
<td>199.0</td>
</tr>
<tr>
<td>7-35741</td>
<td>University of Florida</td>
<td>Mobility-Dopant Density Relations in n- and p-Type Silicon</td>
<td>3/11/77</td>
<td>6/10/80</td>
<td>81.7</td>
</tr>
<tr>
<td>70804†</td>
<td>Naval Research Laboratory</td>
<td>Ion Implanted Silicon Characteristics</td>
<td>3/11/77</td>
<td>9/30/79</td>
<td>41.0</td>
</tr>
<tr>
<td>80907*</td>
<td>Xerox Corporation</td>
<td>DLTS Measurements and Analysis</td>
<td>4/3/78</td>
<td>9/15/78</td>
<td>9.5</td>
</tr>
</tbody>
</table>

* Order No.
† Includes $3070 Government furnished equipment
† Includes $130 300 special equipment.
### Distribution List

#### Department of Defense

<table>
<thead>
<tr>
<th>Agency</th>
<th>ATTN:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Defense Advanced Research Projects Agency</td>
<td>Dr. Richard A. Reynolds</td>
</tr>
<tr>
<td>Defense Nuclear Agency</td>
<td>Dr. E. E. Conrad</td>
</tr>
<tr>
<td>Office of Under Secretary of Defense (R&amp;E)</td>
<td>L. W. Sumney (VHSIC Pgm. Mgr.)</td>
</tr>
<tr>
<td>National Security Agency</td>
<td>Paul Losleben (Code R154)</td>
</tr>
</tbody>
</table>

#### Department of the Air Force

<table>
<thead>
<tr>
<th>Agency</th>
<th>ATTN:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Air Force Office of Scientific Research</td>
<td>Dr. Thomas Walsh</td>
</tr>
<tr>
<td>Air Force Space Division</td>
<td>Lt. Col. D. Cole</td>
</tr>
<tr>
<td>Air Force Systems Command</td>
<td>Major Paul R. Owens (AFSC/DLWA)</td>
</tr>
<tr>
<td>Air Force Weapons Laboratory</td>
<td>John Mullis (ELP)</td>
</tr>
<tr>
<td>Air Force Wright Aeronautical Laboratories</td>
<td>Dr. J. M. Blasingame, Jr. (AFWAL/AAD)</td>
</tr>
<tr>
<td>Rome Air Development Center</td>
<td>Dr. R. M. Barrett</td>
</tr>
</tbody>
</table>

#### Department of the Army

<table>
<thead>
<tr>
<th>Laboratory</th>
<th>ATTN:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Harry Diamond Laboratories</td>
<td>Dr. J. McGarrity</td>
</tr>
<tr>
<td>U.S. Army Electronics Technology &amp; Devices Laboratory</td>
<td>Dr. Horst Whitman</td>
</tr>
<tr>
<td>U.S. Army Research Office</td>
<td>Dr. Horst Whitman</td>
</tr>
</tbody>
</table>

#### Department of the Navy

<table>
<thead>
<tr>
<th>Agency</th>
<th>ATTN:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Deputy Assistant Secretary of the Navy</td>
<td>Dr. D. Barbe</td>
</tr>
<tr>
<td>Naval Air Development Center</td>
<td>F. Reinert (502A)</td>
</tr>
<tr>
<td>Naval Air Systems Command</td>
<td>Charles D. Capoless (Code AIR-360F)</td>
</tr>
<tr>
<td>Naval Avionics Center</td>
<td>A. David Klein (Code 360G)</td>
</tr>
<tr>
<td>Naval Electronic Systems Command</td>
<td>S. L. Foreman</td>
</tr>
<tr>
<td>Naval Ocean Systems Center</td>
<td>M. E. Aklufi (Code 9251)</td>
</tr>
<tr>
<td>Naval Research Laboratory</td>
<td>Dr. A. Christou (Code 6875)</td>
</tr>
<tr>
<td>Naval Weapons Center</td>
<td>Dr. H. F. Blazek (Code 3318)</td>
</tr>
<tr>
<td>Naval Weapons Support Center</td>
<td>Marvin Jackson (Code 3073)</td>
</tr>
<tr>
<td>Office of Naval Research</td>
<td>Dr. John Dimmock</td>
</tr>
<tr>
<td>Director</td>
<td>Dr. Larry Cooper (Code 427)</td>
</tr>
<tr>
<td>Strategic Systems Project Office</td>
<td>(SP-23, R. D'Antonio)</td>
</tr>
<tr>
<td>Other Government</td>
<td>Federal Communications Commission</td>
</tr>
<tr>
<td></td>
<td>Dr. Stephen J. Lukasik</td>
</tr>
</tbody>
</table>
General Electric Company
ATTN: Larry Osterman
ATTN: Dr. Amandus H. Sharbaugh

Hewlett-Packard Laboratories
ATTN: Dr. Zvonko Fazarinc

Hi-Rel Laboratories
ATTN: J. Devaney

Honeywell Systems & Research Center
ATTN: Bob Witham

Hughes Aircraft Company
ATTN: Dr. Arthur Chester
ATTN: Dr. Wolfgang Kummer

Hughes Research Laboratories
ATTN: Dr. George Brewer
ATTN: Dr. R. B. Wilson

IBM Corporation
ATTN: Dr. Wilhelm Anacker
ATTN: H. A. Cloud

Lawrence Livermore Laboratory
ATTN: D. R. Clarlo

Arthur D. Little, Inc.
ATTN: H. G. Rudenberg

Martin Marietta Aerospace
ATTN: R. E. Sulouff

Mission Research Corporation
ATTN: J. Raymond

National Semiconductor Corporation
ATTN: Pierre R. Lamond

Raytheon Company
ATTN: George Agule

RCA Laboratories
ATTN: Dr. C. W. Cullen
ATTN: Dr. M. T. Duffy
ATTN: Dr. N. Goldsmith
ATTN: Dr. A. M. Goodman
ATTN: Dr. W. E. Ham
ATTN: Dr. W. Kern
ATTN: A. Mayer
ATTN: Dr. P. J. Zanzucchi

Recognition Systems, Inc.
ATTN: H. L. Kasdan

Rockwell International Corporation
ATTN: Bill White

Solecon Inc.
ATTN: D. H. Dickey
Industrial (continued)

Sperry Corporate Research Center
ATTN: Dr. Gerald F. Ross

Texas Instruments
ATTN: Dr. Pallab K. Chatterjee
ATTN: Dr. R. Dobrott
ATTN: Dr. George Heilmeier
ATTN: G. Larrabee
ATTN: Dr. John Pankratz
ATTN: Dean Tombs

TRW Inc.
ATTN: Dr. Barry Whalen

United Technologies Research Center
ATTN: Dr. Anthony J. DeMaria

Varian Associates
ATTN: Dr. Wilmer Bottoms

Westinghouse Electric Corp.
ATTN: D. McCarthy
ATTN: D. S. Herman
ATTN: J. Victorey
ATTN: J. Acevedo
ATTN: John Walker

Westinghouse Research & Development Center
ATTN: Dr. Daniel R. Muss

Xerox Corporation
ATTN: Dr. N. M. Johnson

Electronic Industries Association
ATTN: Jack Hessman

SEMI
ATTN: Phil Gregory

Semiconductor Industry Association
ATTN: Warren Davis

G. C. Messenger
**Advancement of Reliability, Processing, and Automation for Integrated Circuits with the National Bureau of Standards (ARPA/IC/NBS)**

**Author:** W. M. Bullis

**Performing Organization:** National Bureau of Standards, Department of Commerce, Washington, D.C. 20234

**Sponsoring Organization:** Defense Advanced Research Projects Agency, 1400 Wilson Boulevard, Arlington, VA 22209

**Abstract:** The program described in this report was undertaken in 1973 to develop the measurement technology necessary to enable device manufacturers to exert more effective control over the materials and processes they use to make integrated circuits with the ultimate aim of providing increased reliability at reasonable cost. Work was carried out in 12 technical areas: resistivity and dopant characterization; crystal defects and contaminants; oxides and other insulator films; physical analysis techniques; film and layer thickness; materials for infrared detector arrays; materials and procedures for wafer processing; photolithography; microelectronic test patterns; wafer inspection and test; die and interconnection bonding; and hermeticity. Many improved measurement technologies of considerable diversity were developed and documented during this program. The results have been widely and beneficially applied in other DoD projects and by the U.S. semiconductor industry. At the present time the work is being extended to accommodate the denser circuits, larger chips, and new processing techniques associated with very large scale integration.

**Key Words:** Electronics; integrated circuits; metrology; microelectronics; semiconductors; silicon.

**Availability:**

- Unlimited
- For Official Distribution. Do not release to NTIS
- Order from National Technical Information Service (NTIS), Springfield, VA. 22161

**Printed Pages:** 47

**Price:** $6.50