

NBS PUBLICATIONS

NBSIR 83-2683

Description of a CMOS Test Chip, NBS-39

U.S. DEPARTMENT OF COMMERCE National Bureau of Standards National Engineering Laboratory Center for Electronics and Electrical Engineering Semiconductor Devices and Circuits Division Washington, DC 20234

April 1983



1.0

NBSIR 83-2683

DESCRIPTION OF A CMOS TEST CHIP, NBS-39

APR 29 1983

RE 100

1983

12-2-5

T. J. Russell

U.S. DEPARTMENT OF COMMERCE National Bureau of Standards National Engineering Laboratory Center for Electronics and Electrical Engineering Semiconductor Devices and Circuits Division Washington, DC 20234

April 1983

U.S. DEPARTMENT OF COMMERCE, Malcolm Baldrige, Secretary NATIONAL BUREAU OF STANDARDS, Ernest Ambler, Director



. _____

Table of Contents

Abstract	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	1
Description	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	2
Acknowledgments	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	6
References			•	•	•	•		•		•		•	•	•				•	•			•	•	•			6

List of Figures and Table

1. The CMOS Test Chip NBS-39	•	•	•	•	•	8
2. The key to the shading in figures for the JI-CMOS process		•	•	•	•	9
3. Subsection N-1	•	•	•	•	. 1	10
4. Subsection N-2		•	•		. 1	11
5. Subsection P-1	•	•	•	•	. 1	12
6. Subsection P-2	•	•	•	•	. 1	13
7. An <i>n</i> -channel MOSFET		•	•		. 1	14
8. A <i>p</i> -channel MOSFET		•	•		. 1	15
9. An n^+ doped polysilicon cross-bridge sheet resistor test structure		•	•	•	. 1	16
10. A p^+ doped polysilicon cross-bridge sheet resistor test structure	•	•	•	•	. 1	L 7
11. The subsection PP-1		•	•		. 1	18
12. The subsection PP-2		•	•	•	. 1	19
13. A contact resistor test structure	•	•	•	•	. 2	20
14. An MOS capacitor test structure					. 2	21

15. An electrical alignment resistor test structure	22
16. A metal gate field oxide <i>n</i> -channel MOSFET	23
17. A metal gate intermediate oxide <i>n</i> -channel MOSFET	24
18. An n^+ secondary ion mass spectroscopy profiling target \ldots \ldots	25
Table 1. Test Structure List for CMOS Test Chip NBS-39	26



Description of a CMOS Test Chip, NBS-39

T. J. Russell

Semiconductor Devices and Circuits Division National Bureau of Standards Washington, DC 20234

Abstract

Test chip NBS-39 was designed to analyze the scaling properties of short-channel metal-oxide-semiconductor field effect transistors (MOSFETs). This report is a guide for identifying and locating each test structure included on the test chip. There is a table with each test structure identified by name, number, parameter measured, and a reference of how to perform the measurement when appropriate. The test chip can be fabricated by a junction-isolated (JI) silicon complementary metal-oxide semiconductor (CMOS) p-well process and by a local oxidation of silicon(LOCOS) CMOS p-well process. The modifications required to go from a JI-CMOS fabrication process to a LOCOS-CMOS are discussed.

Key words: CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well local oxidation of silicon (LOCOS) CMOS process; scaling; short-channel; test chip; test structure.

Description

CMOS test chip NBS-39 was designed to analyze the scaling properties of shortchannel MOSFETs. The test chip is shown in figure 1. The chip is divided into six subsections. Subsections labeled N-1, N-2, P-1, and P-2 contain arrrays of n — and p—channel MOSFETS with different gate lengths and the same gate width. In addition, there are n^+ and p^+ doped polysilicon cross-bridge sheet resistor test structures with design bridge width equal to the adjacent transistor design gate length. Each structure contains probe pads in 2 x N array for electrical testing utilizing a manual probe station or a computer-controlled wafer prober. Selected transistors in each subsection are connected to the bonding pads around the periphery of the test chip. The chips can be packaged and the transistors bonded out for experiments which require that the transistor be under bias during test. Subsections labeled PP-1 and PP-2 contain process parameter test structures which can be used to characterize the process used to fabricate the transistors.

The design rules used for the layout of the test structures on the test chip had a minimum feature size of 5 μ m. In selected cases, the gate length of some transistors and the bridge width of some of the cross-bridge sheet resistor test structures were smaller than the minimum feature.

The test chip can be fabricated by a junction-isolated(JI) p-well CMOS fabrication process or by a p-well LOCOS-CMOS fabrication process. Both processes use a p-well for the n-channel transistors, self-aligned polysilicon gates, and single-level metallization. The changes, although minor, apply to a particular JI process and a particular LOCOS process and may not be applicable to other JI and LOCOS processes. The level-by-level design file for a JI-CMOS process is as follows:

1. *p*-well

2. p^+ guard band

3. Thick oxide opening

4. Polysilicon

5. n^+ source-drain

6. p^+ source-drain

7. Contact opening

8. Metal

9. Protective oxide overcoat.

The design file used for the JI process was converted into a CalTech Intermediate Form(CIF) file[1] with design rules compatible with a *p*-well LOCOS silicon foundry[2]. A list of the levels including changes to the corresponding JI levels listed in parentheses follows:

1. Active area(level 5 and 6, n^+ and p^+ source and drain implants)

2. p-well(level 1 and 2, p-well and p^+ guard band)

3. No equivalent level

4. Polysilicon

5. p^+ source-drain(level 6, p^+ source-drain)

6. The logical NOT of level 5 is used to define the n^+ source-drain regions

7. Contact opening(no change)

8. Metal(no change)

9. Passivation(no change).

Table 1 is a list of each test structure included on the test chip NBS-39. Each structure is identified by name, number, critical dimension, and the parameter measured. Test structures are identified by N followed by a number and P followed by a number according to their use to measure *n*-type or *p*-type parametrics, respectively. References to appropriate measurement techniques are provided for selected structures. For example, there is reference to the measurement of the misalignment between two conducting layers using an electrical alignment test structure[3], but there is no reference to the measurement of transistor characteristics.

Figure 2 is the key to the shading for the JI-CMOS process structures shown in the figures. Subsections N-1,N-2, P-1, and P-2 are shown in figures 3, 4, 5, and 6, respectively. An n — and a p —channel transistor are shown in figures 7 and 8, respectively. The transistors are representative of the other transistors in the N-and P- subsections. The differences are only in the polysilicon gate length noted in Table 1. From left to right in subsection N-1, transistors with gate lengths of 8, 4,

and 1.25 μ m and in subsection N-2 transistors with gate lengths of 3.5, 3.0, and 1.0 μ m are connected to the bonding pads around the periphery of the test chip. From right to left in the P-1 and P-2 subsections, transistors with gate lengths of 8, 4, and 1.25 μ m and 3.5, 3.0, and 1.0 μ m, respectively, are connected to the bonding pads around the periphery.

In subsections N-1 and N-2, the polysilicon cross-bridge sheet resistor test structures are doped with the n^+ source-drain implant n^+ doped and in P-1 and P-2 subsections they are doped with the p^+ source drain implant. Representative n^+ and p^+ doped polysilicon cross-bridge sheet resistor test structures are shown in figures 9 and 10. The width of the bridge of the sheet resistor is designed to be equal to the gate length of the adjacent MOSFET. The gate dimensions are found in Table 1.

Process parameter test structures which address properties of n -channel devices are labeled N59-N69 and those that address properties of p -channel devices are labeled P57-P68. These structures are grouped into subsections PP-1 and PP-2 and are shown in figures 11 and 12. In subsections PP-1 and PP-2, there are test structures to be used to measure contact resistance[4] (fig. 13); MOS capacitors (fig. 14) to be used to measure gate oxide properties and interface trapped charge(ITC); cross-bridge sheet resistors[5] (fig. 9) to be used to measure the sheet resistance of the various conducting layers used to fabricate devices and circuits; and electrical alignment resistors[8] to be used to measure the misalignment between a contact window and a conducting layer (fig. 15). There are metal gate n - and p -channel transistors to be used for characterizing the field oxide (fig. 16) and the intermediate field oxide (fig. 17). The large area structures N61 (fig. 18), and P61 are for secondary ion mass spectroscopy(SIMS) profiling of the sources and drains in the p – and n – channel transistors. A NAND, a NOR, and four experimental structures, dual-gated diodes and split cross-bridge sheet resistors are included, but are not illustrated or discussed.

Acknowledgments

The author would like to acknowledge all of the members of the staff of the Semiconductor Devices and Circuits Division for their contributions to the design of the CMOS Test Chip NBS-39. In particular, the author would like to thank C. L. Wilson, K. F. Galloway and L. W. Linholm for their reading of the manuscript and their useful suggestions and E. J. Walters for preparing the manuscript.

References

1. Mead, C. A., and Conway, L. A., Introduction to VLSI Design, (Addison Wesley, Reading 1980).

Griswold, T. W., Portable Design Rules for Bulk CMOS, VLSI Design III, No.
 62-67(1982).

3. Russell, T. J., Leedy, T. F., and Mattis, R. L., A Comparison of Electrical and Visual Alignment Test Structures for Evaluating Photomask Alignment in Integrated Circuit Manufacturing, *Technical Digest*, International Electron Devices Meeting, Washington, D.C., December 5-7, 1977, pp.7A-7F and Russell, T. J. and Maxwell, D. A., Semiconductor Measurement Technology: A Production-Compatible Microelectronic Test Pattern for Evaluating Photomask Misalignment, NBS Spec. Publ. 400-51 (April 1979).

4. Proctor, S. J., and Linholm, L. W., A Direct Measurement of Interfacial Contact Resistance, *IEEE Electron Device Lett.* EDL-3, 294-296(1982).

5. Buehler, M. G., Grant, S. D., and Thurber, W. R., Bridge and van der Pauw Sheet Resistors for Characterizing the Line Width of Conducting Layers, J. Electrochemical Soc. 125, 650-654(1978).

6. Takacs, D., Muller, W., and Schwabe, U., Electrical Measurement of Feature Size in MOS Si²-Gate VLSI Technology, *IEEE Trans. Electron Devices* **ED-27**, 1368-1373(1980).

7. Brugler, J. S., and Jespers, P. G. A., Charge Pumping in MOS Devices, IEEE Trans. Electron Devices ED-16, 297-302(1969).

8. Russell, T. J., Wilson, C. L., and Gaitan, M., Determination of the Spatial Variation of Interface Trapped Charge Using Short-Channel MOSFETs (submitted to *IEEE Trans. Electron Devices* for publication).



Figure 1. The CMOS Test Chip NBS-39 is shown with its six subsections labeled N-1, N-2, P-1, P-2, PP-1, and PP-2.















Figure 5. Subsection P-1 contains arrays of p -channel MOSFETs and p^+ doped polysilicon cross-bridge sheet resistors. The test structures are numbered and critical dimensions noted in Table 1.



Figure 6. Subsection P-2 contains arrays of p -channel MOSFETs and p^+ doped polysilicon cross-bridge sheet resistors. The test structures are numbered and critical dimensions noted in Table 1.



Figure 7. An *n*-channel MOSFET, N36, from subsection N-1.



Figure 8. A p-channel MOSFET, P36, from subsection P-1.



Figure 9. An n^+ doped polysilicon cross-bridge sheet resistor test structure, N15, from subsection N-1.



Figure 10. A p^+ doped polysilicon cross-bridge sheet resistor test structure, P15, from subsection P-1.



Figure 11. The subsection PP-1 contains process parameter test structures. The test structures are numbered and described in Table 1.



Figure 12. The subsection PP-2 contains process parameter test structures. The test structures are numbered and described in Table 1.



Figure 13. A contact resistor test structure, N63, from subsection PP-1.



Figure 14. An MOS consector test structure, N59, from subsection PP-1.



Figure 15. An electrical alignment resistor test structure, N68, from subsection PP-1.



Figure 16. A metal gate field oxide n-channel MOSFET, N57, from subsection PP-2.



Figure 17. A metal gate intermediate oxide n-channel MOSFET, N58, from subsection PP-2.

N61



Figure 18. An n^+ secondary ion mass spectroscopy(SIMS) profiling target, N61, from subsection PP-2.

	Reference					[9]		[2,8]													[5]				
ist for CMUS Test Chip NBS-39	Parameter	Measured	on Gate MOSFETs(W=16)	Transistor Characteristics,	Gate Oxide Parameters,	Electrical Channel Length,	Interface Trapped Charge	Density										Bridge Sheet Resistors(L=182)	Polysilicon Sheet	Resistance and Bridge	Width,W				
Table 1. Test Structure L	Test Structure	Critical Dimension(μ m)	n –Channel Polysilic	(L=8.00)	(L=4.00)	(L=3.25)	(L=2.75)	(L=2.25)	(L=1.75)	(L=1.25)	(L=6.00)	(L=3.50)	(L=3.00)	(L=2.50)	(L=2.00)	(L=1.50)	(L=1.00)	n^+ –Polvsilicon Cross-I	(W=8.00)	(W=4.00)	(W=3.25)	(W=2.75)	(W=2.25)	(W=1.75)	(W=1.25)
	Structure	Number		N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14		N15	N16	N17	N18	N19	NZU	IZN

1. Test Structure List for CMOS Test Chip NBS

I

Reference	[6]	
Parameter Measured	n Gate MOSFETs(W=16) Transistor Characteristics Gate Oxide Parameters, Electrical Channel Length, Interface Trapped Charge Density	idge Sheet Resistors(L—182) Polysilicon Sheet
Test Structure Critical Dimension(µm)		n ⁺ Polysilicon Cross-Br (W=8.00)
Structure Number	N22 N23 N25 N25 N26 N27 N27 N29 N29 N31 N32 N33 N33 N33 N33 N33 N33 N33 N33 N33	N43

Reference	[2]	[5] [4] [5]
Parameter Measured	Resistance and Bridge Width,W	late MOSFETs(W=16) Field Oxide Intermediate Oxide Parameters de) ge Resistor(W=16, L_y =176, L_x =122) ge Resistor(W=16, L_y=176), Let 22) eet Resistor(W=16, L=176)
Test Structure Critical Dimension(μm)	$\begin{array}{c} (W=4.00) \\ (W=3.25) \\ (W=2.75) \\ (W=2.25) \\ (W=1.75) \\ (W=1.25) \\ (W=1.25) \\ (W=3.50) \\ (W=3.00) \\ (W=3.00) \\ (W=2.50) \\ (W=1.50) \\ (W=1.00) \end{array}$	 n - Channel Metal G (L=18) (L=18) Process MOS Capacitor(p-Well, Gate Oxio MOS Capacitor(p-Well, Gate Oxio Dual Gate-Gated Diode n^+ SIMS Target Polysilicon Cross-Orthogonal Bridg n^+ Polysilicon-to-Metal Contact R Metal-to-p^+ Contact Resistor(8x8) n^+ Source/Drain Cross-Bridge She
Structure Number	N44 N45 N46 N47 N47 N49 N49 N49 N50 N51 N51 N53 N55 N55 N56	N57 N58 N59 N60 N61 N63 N63 N64 N65

Reference	3 2 2	[6] [7,8]	[2]
Parameter Measured	r(W=16, L=176) teet Resistor(W=16, L=176) tent Resistor(L=160) n Gate MOSFETs(W=16)	Transistor Characteristics, Gate Oxide Parameters, Electrical Channel Length, Interface Trapped Charge Density	ridge Sheet Resistors(L—182) Polysilicon Sheet Resistance and Bridge Width,W
Test Structure Critical Dimension(μm)	 <i>p</i>-Well Cross-Bridge Sheet Resisto <i>p</i>⁺⁺ Guard-Band Cross-Bridge Sh Contact-<i>n</i>⁺ Source/Drain Alignm Cross-Split Bridge Sheet Resistor <i>p</i> -Channel Polysilicol 	$\begin{array}{c} (1 = 8.00) \\ (1 = 4.00) \\ (1 = 4.00) \\ (1 = 2.75) \\ (1 = 2.75) \\ (1 = 2.25) \\ (1 = 2.25) \\ (1 = 1.75) \\ (1 = 1.75) \\ (1 = 1.75) \\ (1 = 2.50) \\ (1 = 2.50) \\ (1 = 2.50) \\ (1 = 1.50) \\ (1 = 1.50) \\ (1 = 1.00) \end{array}$	p^+ -Polysilicon Cross-Br (W=8.00) (W=4.00) (W=3.25) (W=2.75) (W=2.25)
Structure Number	N66 N67 N68 N68 N69	P1 P2 P3 P4 P5 P6 P10 P11 P12 P13 P14	P15 P16 P17 P18 P19

Reference		[6]	
Parameter Measured	ı Gate MOSFETs(W=16)	Transistor Characteristics Gate Oxide Parameters, Electrical Channel Length, Interface Trapped Charge Density	
Test Structure Critical Dimension(µm)	$\begin{array}{c} (W=1.75) \\ (W=1.25) \\ (W=1.25) \\ (W=6.00) \\ (W=3.00) \\ (W=3.00) \\ (W=2.50) \\ (W=2.00) \\ (W=1.50) \end{array}$	$\begin{array}{c} (W=1.00) \\ (W=1.00) \\ (L=8.00) \\ (L=4.00) \\ (L=2.75) \\ (L=2.25) \\ (L=1.25) \\ (L=1.25) \\ (L=1.25) \\ (L=3.00) \\ (L=2.00) \\ (L=2.00) \\ (L=1.50) \end{array}$	(L=1.00)
Structure Number	P20 P21 P22 P23 P24 P26 P26 P26	P28 P29 P31 P32 P33 P33 P36 P33 P33 P40 P41	P42

Reference	[2]	=122) [5] [4]
Parameter Measured	dge Sheet Resistors(L—182) Polysilicon Sheet Resistance and Bridge Width,W	ate MOSFETs(W=16) Field Oxide Intermediate Oxide Parameters e Oxide) e Oxide) ge Resistor(W=16, L_y =176, L_x = esistor(8x8)
Test Structure Critical Dimension(μm)	p^+ -Polysilicon Cross-Bri (W=8.00) (W=4.00) (W=3.25) (W=2.75) (W=1.75) (W=1.75) (W=1.25) (W=1.25) (W=1.25) (W=1.25) (W=3.00) (W=3.00) (W=2.00) (W=2.00) (W=2.00) (W=1.50) (W=1.00)	$p-Channel Metal G$ $(L=18)$ $(L=18)$ $Process]$ $MOS Capacitor(n-Substrate, Gat$ $Dual Gate-Gated Diode$ $p^+ SIMS Target$ $Polysilicon Cross-Orthogonal Bridg$ $p^+ Polysilicon-to-Metal Contact Red$
Structure Number	P43 P44 P45 P46 P47 P49 P51 P51 P53 P55 P56	P57 P58 P59 P60 P61 P62 P63

Reference	[2] [3] [3] [3]
Test Structure Parameter Critical Dimension(μm) Measured	Metal-to- p^+ Source/Drain Contact Resistor(8x8) p^+ Source/Drain Cross-Bridge Sheet Resistor(W=16, L=176) p-Well Cross-Bridge Sheet Resistor(W=16, L=176) p-Well Cross-Bridge Sheet Resistor(W=16, L=160) Contact- p^+ Source/Drain Alignment Resistor(L=160) Cross-Split Bridge Sheet Resistor Metal Cross-Orthogonal Bridge Sheet Resistor(W=16, L_y=L_x=120) Metal-to-Polysilicon Alignment Resistor(L=160) NAND Gate NOR Gate NOR Gate
Structure Number	P64 P65 P65 P67 P68 P68 101 102 103

1 DUDUCATION OP 2 Defemine Organ Report No.1 3 P	
U.S. DEPT. OF COMM. I. PUBLICATION OK 2. Performing Organ. Report No.	ublication Date
BIBLIOGRAPHIC DATA	April 1983
SHEET (See instructions) NBSIR 83-2003	April 1505
4. TITLE AND SUBTITLE	
Description of a CMOS Test Chip, NBS-39	
5. AUTHOR(S)	
T. J. Russell	
6 PERFORMING ORGANIZATION (If joint or other than NBS, see instructions)	atract/Grant No
	indeb Grant Ho.
NATIONAL BUREAU OF STANDARDS	
DEPARTMENT OF COMMERCE 8. Typ	e of Report & Period Covered
WASHINGTON, D.C. 20234	
•	
9. SPONSORING ORGANIZATION NAME AND COMPLETE ADDRESS (Street, City, State, ZIP)	
10. SUPPLEMENTARY NOTES	
Document describes a computer program: SE-185, EIRS Software Summary, is attached	
Document deserves a computer program, si -ros, r n s software summary, is attached.	ludos a significant
bibliography or literature survey, mention it here)	audes a significant
Test chip NBS-39 was designed to analyze the scaling properties of	short-channel
metal-oxide-semiconductor field effect transistors (MOSEFTG) The	s report is a
metal Oxide-Semiconductor field effect transistors (MOSTERS). In	the tret shin
guide for identifying and locating each test structure included of	i the test chip.
There is a table with each test structure identified by name, num	er, parameter
measured, and a reference of how to perform the measurement when a	appropriate. The
test chip can be fabricated by a junction-isolated (JI) silicon co	omplementary metal-
oxide semiconductor (CMOS) p-well process and by a local oxidation	of diligon
(IOCOS) CMOS n-well process. The modifications required to go from	
(hocos) enos p-werr process. The modifications required to go if	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed.	om a JI-CMOS
fabrication process to a LOCOS-CMOS are discussed. 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat	e key words by semicolons)
 (nocos) chos p-well process. The modifications required to go fit fabrication process to a LOCOS-CMOS are discussed. 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well 	e key words by semicolons) local oxidation of
 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 	e key words by semicolons) local oxidation of test structure.
 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separate CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 	e key words by semicolons) local oxidation of test structure.
 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETS; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY 	e key words by semicolons) local oxidation of test structure.
 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separate CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY 	e key words by semicolons) local oxidation of test structure. 14. NO. OF PRINTED PAGES
 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETS; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY I. Unlimited 	e key words by semicolons) local oxidation of test structure. 14. NO. OF PRINTED PAGES
<pre>(docod) chod p-well process. The modifications required to go fit fabrication process to a LOCOS-CMOS are discussed. 12. KEY WORDS(Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY X Unlimited For Official Distribution. Do Not Release to NTIS</pre>	e key words by semicolons) local oxidation of test structure. 14. NO. OF PRINTED PAGES 36
<pre>(Locos) Chos p-well process. The modifications required to go fit fabrication process to a LOCOS-CMOS are discussed. 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY Unlimited For Official Distribution. Do Not Release to NTIS Order From Superintendent of Documents, U.S. Government Printing Office, Washington, D.C.</pre>	e key words by semicolons) local oxidation of test structure. 14. NO. OF PRINTED PAGES 36 15 Price
<pre>(docos) chos p-well process. The modifications required to go fit fabrication process to a LOCOS-CMOS are discussed. 12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY Unlimited For Official Distribution. Do Not Release to NTIS Order From Superintendent of Documents, U.S. Government Printing Office, Washington, D.C. 20402.</pre>	e key words by semicolons) local oxidation of test structure. 14. NO. OF PRINTED PAGES 36 15. Price
12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separatic CMOS; MOSFETS; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY X Unlimited For Official Distribution. Do Not Release to NTIS Order From Superintendent of Documents, U.S. Government Printing Office, Washington, D.C. 20402. X Order From National Technical Information Service (NTIS), Springfield, VA. 22161	e key words by semicolons) local oxidation of test structure. 14. NO. OF PRINTED PAGES 36 15. Price
12. KEY WORDS (Six to twelve entries; alphabetical order; capitalize only proper names; and separat CMOS; MOSFETs; p-well junction-isolated (JI) CMOS process; p-well silicon (LOCOS) CMOS process; scaling; short-channel; test chip; 13. AVAILABILITY X Unlimited For Official Distribution. Do Not Release to NTIS Order From Superintendent of Documents, U.S. Government Printing Office, Washington, D.C. 20402. X Order From National Technical Information Service (NTIS), Springfield, VA. 22161	e key words by semicolons) local oxidation of test structure. 14. NO. OF PRINTED PAGES 36 15. Price \$8.50





